



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/880,734	06/12/2001	Andrew Crosland	015114-053500US	4950
26059	7590	06/18/2007	EXAMINER	
TOWNSEND AND TOWNSEND AND CREW LLP/ 015114 TWO EMBARCADERO CENTER 8TH FLOOR SAN FRANCISCO, CA 94111-3834			CHEN, TSE W	
ART UNIT		PAPER NUMBER		
2116				
MAIL DATE		DELIVERY MODE		
06/18/2007		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	09/880,734	CROSLAND ET AL.
	Examiner Tse Chen	Art Unit 2116

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 23 May 2007.  
 2a) This action is **FINAL**.      2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-7, 10-15, 44 and 46-59 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) 1-7 and 10-15 is/are allowed.  
 6) Claim(s) 44, 46-50 and 52-59 is/are rejected.  
 7) Claim(s) 51 is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO/SB/08)  
 Paper No(s)/Mail Date \_\_\_\_\_

4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date \_\_\_\_\_

5) Notice of Informal Patent Application

6) Other: \_\_\_\_\_

## **DETAILED ACTION**

### ***Claim Objections***

1. Claim 58 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form. Claim 58's limitation "the first magic value is different from the second magic value" already exists in parent claim 55.
2. Claim 59 objected to because of the following informalities: "claim 44" should be "claim 55". Appropriate correction is required.

### ***Claim Rejections - 35 USC § 102***

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 55-56, 58 are rejected under 35 U.S.C. 102(b) as being anticipated by Yokouchi et al., US Patent 4796211, hereinafter Yokouchi.

5. In re claim 55, Yokouchi discloses a method of operating a programmable logic integrated circuit [cpu] comprising [fig.2; col.1, ll.36-54]:

- Clocking a watchdog timer circuit to advance a count register of the watchdog timer circuit [enable the counter for free-running counting].
- Loading a first magic value [data e1H] into a reload register [inherently, some kind of reload register in the broadest interpretation is needed to secure the value] of the

watchdog timer circuit as part of a sequence that resets [initializes] the count register to an initial value, wherein the first magic value when received configures the watchdog timer circuit to respond to a second magic value [1eH] that is different from the first magic value [col.1, ll.36-50].

- After loading the first magic value, loading the second magic value [data 1eH] into the reload register as part of the sequence that causes the count register to reset the initial value [col.1, ll.36-50; combination of data written for resetting].
- After loading the first magic value into the reload register, loading a value other than the second magic value into the reload register, which causes the watchdog timer circuit to generate a triggered signal [carry signal] [col.1, ll.48-54; incorrect combination written will cause reset of CPU].

6. As to claim 56, Yokouchi discloses the method comprising allowing the count register that is a part of the watchdog timer circuit to advance to a final value [fixed time; e.g., 16 ms] before the first or second magic values are loaded, which causes the watchdog timer circuit to generate the triggered signal [col.1, ll.36-54].

7. As to claim 58, Yokouchi discloses, wherein the first magic value [e1H] is different from the second magic value [1eH].

***Claim Rejections - 35 USC § 103***

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

9. Claims 44, 46-50, 53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yokouchi et al., US Patent 4796211, hereinafter Yokouchi, in view of Van de Steeg et al., US Patent 5479618, hereinafter Steeg, and May et al., US Patent 6414368, hereinafter May.

10. In re claim 44, Yokouchi discloses a method of operating a programmable logic integrated circuit [cpu] comprising [fig.2; col.1, ll.36-54]:

- Clocking a watchdog timer circuit on the programmable logic integrated circuit [cpu, mpu] [col.1, ll.6-14] to advance a count register that is part of the watchdog timer circuit [enable the counter for free-running counting].
- Loading a first magic value [data e1H] into a reload register [inherently, some kind of reload register in the broadest interpretation is needed to secure the value] that is a part of the watchdog timer circuit, which resets [initializes] the count register to an initial value, wherein the first magic value configures the watchdog timer circuit to respond to a second magic value [1eH] that is different from the first magic value, wherein the second magic value when loaded into the reload register configures the watchdog timer circuit to respond to a third magic value [e1H] that is different from the second magic value [col.1, ll.36-50].
- After loading the first magic value, loading the second magic value [data 1eH] into the reload register, which causes the count register to reset the initial value [col.1, ll.36-50; combination of data written for resetting].
- After loading the first magic value into the reload register, loading a value other than the second magic value or the third magic value into the reload register, which causes the

watchdog timer circuit to generate a triggered signal [carry signal] [col.1, ll.48-54; incorrect combination written will cause reset].

- Receiving the triggered signal in a reset logic block [reset receiving circuit 5] on the programmable logic integrated circuit, which causes a reloading of configuration data [from address 0] into the programmable logic integrated circuit [col.1, ll.36-54].

11. Yokouchi did not discuss the details of loading configuration data and did not disclose explicitly integrating the circuit components on a single die.

12. Steeg discloses a method of operating a programmable logic integrated circuit [plc 29, 37] comprising:

- Receiving a triggered signal [reset/clear] in a reset logic block [fault logic circuit], which causes a reloading of configuration data from an external source [prom 25] into the programmable logic integrated circuit [col.3, ll.28-53; col.8, ll.49-59; col.9, ll.54].

13. May discloses a method of operating a programmable logic integrated circuit wherein the programmable logic integrated circuit and another circuit [e.g., watchdog timer] are disposed on the same die [col.40, ll.1-41, l.61 col.41, l.6; col.42, l.43 – col.43, l.3; circuit components including the isolation interface integrated on a single die].

14. It would have been obvious to one of ordinary skill in the art, having the teachings of May, Steeg and Yokouchi before him at the time the invention was made, to include the external source for configuration data taught by Steeg for the programmable logic integrated circuit disclosed by Yokouchi as the external source for configuration data taught by Steeg is very well known for use with the programmable logic integrated circuit of Yokouchi; and to integrate the circuit components of Yokouchi [e.g., watchdog timer, CPU/MPU] onto a single die as taught by

May in order to minimize the area required for integrated components [May: col.39, ll.53-67].

One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to have a software re-configurable system that would be more flexible in adapting to changes in operations [Steeg: col.2, ll.2-29] and counter against problems associated with external noise, aging, etc. [Yokouchi: col.1, ll.6-13; May: col.39, ll.53-67].

15. As to claim 46, Steeg discloses each and every limitation of the claim as discussed above in reference to claim 10.

16. As to claim 47, Steeg discloses the method wherein the watchdog timer circuit [60] is located in an embedded processor portion [plc 29] and the reset logic block [fault logic 78] is located in a programmable logic portion [plc 37] of the programmable logic integrated circuit [fig.2, 4-5].

17. As to claim 48, Yokouchi discloses the method comprising allowing the count register that is a part of the watchdog timer circuit to advance to a final value [fixed time; e.g., 16 ms] before the first or second magic values are loaded, which causes the watchdog timer circuit to generate the triggered signal [col.1, ll.36-54].

18. As to claim 49, Yokouchi discloses the method wherein the initial value is 0 [col.1, ll.36-47].

19. As to claim 50, the Examiner had taken Official Notice that it is well known in the art to have an initial value that is a value other than 0.

20. As to claim 53, Yokouchi discloses the method wherein the initial value is 0 [col.1, ll.36-47]. The Examiner had taken Official Notice that it is well known in the art to have the final value that is a maximum count value permitted by the count register.

21. Claim 52 is rejected under 35 U.S.C. 103(a) as being unpatentable over May, Yokouchi and Steeg as applied to claims 48 above, and further in view of Muller, US Patent 6298360.
22. In re claim 52, May, Yokouchi and Steeg disclose each and every limitation of the claim as discussed above in reference to claim 48. May, Yokouchi and Steeg did not disclose explicitly that the final value is user-selectable.
23. Muller discloses a method comprising a value that is user-selectable [col.6, ll.30-46].
24. It would have been obvious to one of ordinary skill in the art, having the teachings of Muller, May, Yokouchi and Steeg before him at the time the invention was made, to modify the programmable logic integrated circuit taught by May, Yokouchi and Steeg to include the teachings of Muller, in order to obtain the final value that is user-selectable. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to initialize a timer [Muller: col.6, ll.30-46].
25. Claim 54 is rejected under 35 U.S.C. 103(a) as being unpatentable over May, Yokouchi and Steeg as applied to claims 44 above, and further in view of Laiho et al., US Patent 6754830, hereinafter Laiho.
26. In re claim 54, May, Yokouchi and Steeg disclose each and every limitation of the claim as discussed above in reference to claim 44. May, Yokouchi and Steeg did not discuss the details of a debug mode.
27. Laiho discloses a method wherein in a debug mode, the count register [watchdog register] does not advance [col.4, ll.27-41].
28. It would have been obvious to one of ordinary skill in the art, having the teachings of Laiho, May, Yokouchi and Steeg before him at the time the invention was made, to modify the

Art Unit: 2116

programmable logic integrated circuit taught by May, Yokouchi and Steeg to include the teachings of Laiho, in order to not advance the count register in debug mode. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to perform debugging [Laiho: col.4, ll.27-41].

29. Claim 57 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yokouchi.

30. Yokouchi discloses the method wherein the initial value is 0 [col.1, ll.36-47]. The Examiner had taken Official Notice that it is well known in the art to have the final value that is a maximum count value permitted by the count register.

31. Claim 59 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yokouchi as applied to claim 44 above, and further in view of Laiho as applied to claim 54 above.

***Allowable Subject Matter***

32. Claims 1-7, 10-15 are allowed.

33. Claim 51 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

34. As allowable subject matter has been indicated, applicant's reply must either comply with all formal requirements or specifically traverse each requirement not complied with. See 37 CFR 1.111(b) and MPEP § 707.07(a).

***Response to Arguments***

35. Applicant's arguments filed May 23, 2007 have been fully considered but they are not persuasive.

36. Applicant argues that Yokouchi does not teach “loading a value other than a second or third magic values...” Examiner disagrees, points to Applicant’s concession that Yokouchi does disclose “the cause for a carry signal is an absence of the values 1EH and 0E1H being written...”, and submits that the concession clearly indicates that other values entered would cause the carry signal [i.e., exact values required in order to avoid erroneous resetting due to spurious noises and such].

37. As such, Applicant’s arguments are deemed not persuasive and the rejections are respectfully maintained.

*Conclusion*

38. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tse Chen whose telephone number is (571) 272-3672. The examiner can normally be reached on Monday - Friday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on (571) 272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Tse Chen  
June 9, 2007



REHANA PERVEEN  
SUPERVISORY PATENT EXAMINER  
6/11/07